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Abstract—Semiconductor devices have rapidly improved in perfor-
mance and function density over the past 25 years enabled by the con-
tinuous shrinking of technology feature sizes. Fabricating transistors that
small, even with advanced processes, results in structural irregularities at
the atomic scale, which affect device characteristics in a random manner.
To simulate performance of circuits comprising a large number of devices
using statistical models and ensuring low failure rates, performance
outliers are required to be investigated. Standard Monte Carlo analysis
will quickly become intractable because of the large number of circuit
simulations required. Cases where the number of samples exceeds 106
are known as “high-sigma problems”. This work proposes a high-
sigma sampling methodology based on multi-objective optimisation using
evolutionary algorithms. A D-type Flip Flop is presented as a case study
and it is shown that higher sigma outliers can be reached using a similar
number of SPICE evaluations as Monte Carlo analysis.
I. INTRODUCTION
In order to accurately predict the performance distribution, let
alone failures occurring with low probabilities, of circuits made
of atomic-scale devices large numbers of time-consuming statistical
SPICE simulations are required. In addition, realistic predictions
with sufficient accuracy can only be made using specific, statistically
enhanced device models [3], [10].
The most common state-of-the-art statistical method to sample the
model parameter space is Monte Carlo (MC) analysis. However, if the
circuit comprises of a large number of devices or model parameters
(which is particularly the case for statistically enhanced device mod-
els) and very low failure rates or knowledge of performance outliers
are required, MC analysis quickly becomes intractable because of the
very large number of samples, i.e. circuit simulations, that are required
to capture the tails of the performance distribution with sufficiently
high probability. Cases where the number of samples required exceeds
106 are often called “high-sigma problems”, reflecting the need to
sample the tails of the distribution up to N sigma away from the
median performance of a circuit (N > 6).
Due to the importance of efficient analysis of high-sigma problems,
i.e. accelerating high-sigma sampling, it has been a research focus
for several years and a number of methods for tackling high-
sigma problems have been devised. Some of the most widely used
approaches include principal component analysis, mixture importance
sampling [4], [8] and minimum-norm importance sampling [5], which
make the search space smaller through identifying the most critical
parameters and components using sensitivity analysis and generate
random samples that are then considered. Other approaches target
the dimensionality of the search space more directly, e.g. in [2], [13]
a series of searches are performed in lower-dimensional parameter
spaces with subsequent application of a greedy search amongst the
results. Another related method is Gibbs sampling [6], which is
effectively MC analysis, but rather than generating samples randomly,
Markov chains are used to generate sequences of samples which are
correlated with nearby samples. Effectively this aims to approximate a
joint probability distribution when sampling many parameters from a
multivariate probability distribution is not easily possible. Alternative
methods aiming to accelerate the mapping between parameter and
performance space use surrogate models [7], [12] such as radial basis
functions [11] or machine learning techniques [9] which build-up a
model that can be executed fast to assist sampling large search spaces.
This work proposes a high-sigma sampling methodology based
on multi-objective optimisation in conjunction with evolutionary
(population-based) search algorithms [1]. The proposed method is
in contrast to methods that explicitly tackle dimensionality re-
duction or optimised sampling from multivariate PDFs using for-
mal statistical analysis, but it is related to surrogate-model-based
approaches and complements mixture importance sampling tech-
niques. In this work 25nm High-Performance Metal Gate Bulk
MOSFET compact models from Gold Standard Simulations (GSS)
(www.goldstandardsimulations.com) are used.
II. METHODOLOGY
A multi-objective evolutionary algorithm (MOEA) is used in this
work for design optimisation, which is based on NSGA-II [1]. The
distinctive feature of the proposed method is that an indirect encoding
of the model parameters of each transistor is used, i.e. rather than
randomly sampling from a probability distribution of a specific model
parameter a sampling strategy for each device is optimised. In this
case the strategies to chose from are simple: “-1” represents chose a
model card with this parameter value smaller than the current one,
“+1” represents chose a model card with this parameter value larger
than the current one and “0” means retain the current parameter value
(model card). Device model cards are retrieved from a database of
10,000 PMOS and NMOS transistor model cards, respectively, which
are generated using GSS’s RandomSpice2 tool.
Hence, the optimisation algorithm’s goal is to find model card
selection strategies specific to every transistor in a circuit, which
guide the search as quickly as possible to the tails of the performance
distribution. This is achieved by calculating the fitness of a candidate
circuit based on its performance measured in SPICE when traversing
the model parameter space using the optimised sampling strategies.
An example of this is shown in Figure 1. The use of a MOEA allows
optimisation of a number of performance characteristics at the same
time. The sampling strategies can be vectors of -1,0,1 rather than
just scalars, taking multiple model parameters into account at the
same time. In this initial work, however, the parameter space is kept
one-dimensional for simplicity taking only Vth into account, although
other parameters are updated as well keeping model cards consistent.
A population size of 100 is used, i.e. 100 netlists are generated
per generation. If measuring a candidate circuit’s performance after
applying its model parameter sampling strategies yields a result that
lies further out in the tail of the distribution it remains unchanged,
otherwise a mutation operation is performed on the sampling strate-
gies whereby a randomly chosen strategy is replaced with a random
value of either -1, 0 or 1. Results shown are obtained after running
the MOEA for 200 generations, which corresponds to 20,000 SPICE
runs, as shown in Figures 1 and 2.
III. CASE STUDY: D-TYPE FLIP FLOP
Delay and dynamic power consumption are considered as perfor-
mance characteristics of a DFF in this case. We assume that the
compact models used capture the effects of stochastic variability
with sufficient accuracy to make realistic performance predictions
of designs when fabricated. The GSS model generator processes
SPICE netlists in such a way the netlist reflects one specific scenario
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Fig. 1. Samples moving towards the tails of the performance distribution of
the DFF. Generation 100 shows how the boundary has moved since generation
0. Generation 200 shows how the range has expanded since generation 100.
of intrinsic stochastic variability after processing. Hence, netlists
generated can be regarded as possible physical implementations of
a design, which allows inference of post-fabrication performance.
Each unique randomised netlist of the DFF is therefore referred to as
“virtual physical instance (VPI)”. This process needs to be repeated
many times in order to generate a large number (ideally thousands)
of different netlists representing different points of a distribution of
resulting design characteristics.
For comparison with the proposed high-sigma sampling method,
20,000 VPIs of the DFF are randomly generated measuring delay
and dynamic power consumption using a SPICE testbench. The
results are shown as scatter plot point cloud in Figure 2. The
density, shape and spread of the point cloud illustrates the resulting
variability distributions from the 20,000 simulation runs. Also shown
in Figure 2 are the results of the high-sigma sampling performance of
the MOGA-based approach described in Section II. In this case the
four quadrants relating to min. delay/power, max. delay/power, min.
delay/max. power and max. delay/min. power have been tackled in
four independent runs amounting to a total of 40,000 SPICE runs.
IV. CONCLUSION
A multi-objective evolutionary optimisation technique has success-
fully been applied to the optimisation of device model sampling
strategies accelerating high-sigma performance sampling of a DFF,
a circuit with a significant number of transistors. The distance of
samples from the mean could be doubled in all directions using only
twice as many SPICE runs than MC. Using MC to get to the same
sigma range would require up to 2 million SPICE runs.
Of course, we have only considered Vth in the optimisation process,
which might make the problem somewhat simpler. However, the full
parameter range of GSS model cards with correct model correlations
was used and it is remarkable that considering Vth alone seems to
yield significantly better results than standard MC analysis already.
The next steps will be to quantify our results, i.e. calculate the
sigma achieved, and to increase the dimensionality of the parameter
space during search. Based on our previous experience with MOGAs,
we are confident that increasing the dimensionality of the performance
space by at least 2-3 more metrics will still be feasible and sufficiently
fast to evaluate, however, due to the complex relationships between
the probability distributions of the model parameters this will be
subject to further investigation.
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Fig. 2. Cloud: 20,000 VPIs of the DFF using MC and performance outliers
when min. delay/power (Set 1), max. delay/power (Set 2), min. delay/max.
power (Set 3) and max. delay/min. power (Set 4).
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